Performance Modeling of Multibuffered Multistage Interconnection Networks under Nonuniform Traffic Pattern with Small Clock Cycle Schemes

Mun Youngsong

Performance Modeling of Multibuffered Multistage Interconnection Networks under Nonuniform Traffic Pattern with Small Clock Cycle Schemes

Mun Youngsong, Journal of Internet Computing and Services, Vol. 5, No. 5, pp. 61-68, Oct. 2004
Full Text:

Keywords: Muntibuffered MINs, Nonuniform Traffic, Small Clock Cycle

Abstract

In this paper, a more accurate model than any other ones so far have been proposed for the performance evaluation of muntibuffered banyan-type Multistage Interconnection Networks(MINs)'s under nonuniform traffic condition is obtained. Small clock cycle instead of big clock cycle is used to improve the performance. The accuracy of the proposed model is conformed by comparing with the results from simulation.

Statistics

Show / Hide Statistics

Statistics (Cumulative Counts from November 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.

Cite this article

[APA Style]

Youngsong, M. (2004). Performance Modeling of Multibuffered Multistage Interconnection Networks under Nonuniform Traffic Pattern with Small Clock Cycle Schemes. Journal of Internet Computing and Services, 5(5), 61-68.

[IEEE Style]

M. Youngsong, "Performance Modeling of Multibuffered Multistage Interconnection Networks under Nonuniform Traffic Pattern with Small Clock Cycle Schemes," Journal of Internet Computing and Services, vol. 5, no. 5, pp. 61-68, 2004.

[ACM Style]

Mun Youngsong. 2004. Performance Modeling of Multibuffered Multistage Interconnection Networks under Nonuniform Traffic Pattern with Small Clock Cycle Schemes. Journal of Internet Computing and Services, 5, 5, (2004), 61-68.